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Abstract: Optical systems require the integration of technologies fabricated on different 
materials. We use a transfer printing technique to integrate pre-processed III-V, polymer and 
silicon membrane devices onto passive optical circuits with nano-metric positional accuracy.  
OCIS codes: (230.3120) Integrated optics devices; (040.6040) Silicon; (130.6622)  
 
1. Introduction  
One of the main advantages of silicon photonics is its compatibility with CMOS technology, which provides a well-
established route for large volume and low cost manufacturing [1]. For this reason, silicon photonics has been 
widely taken up by industry [2] as a volume production platform for next generation telecommunications, sensing 
and computing. However, the silicon photonic toolkit lacks a number of key capabilities, such as efficient electro-
optic modulation and light generation. Thus far, this has been a significant barrier to the creation of truly integrated 
chip-scale photonics. Chip-scale bonding of separate pre-fabricated III-V devices on silicon-on-insulator (SOI) 
chips [3] is of great industrial interest as it allows for the individual components to be fabricated and optimised in 
their respective foundries. Amongst the various techniques proposed, transfer printing (TP) is gaining popularity as 
it offers scalability as well as sub-micro scale alignment. Recent TP demonstrators include the integration of III-V 
lasers, Ge detectors [4], nano-lasers [5] and quantum emitters [6] on an SOI platform. 
If robust fabrication techniques of membranes are coupled to nano-metric placement accuracy, TP offers a 
promising route to complex hybrid integration platforms that can fully exploit the vertical dimension. In this work, 
we present a TP assembly technique with nano-metric accuracy that is used to demonstrate dual-layer silicon 
photonic devices, vertically coupled polymer waveguides and AlGaAs microdisks integrated on an SOI chip.  
 
2.  Nano-metre alignment accuracy transfer printing  
In the TP technique, fully fabricated membrane devices are detached from their native substrate and transferred to a 
host substrate using a highly accurate pick-and-place tool (Fig.1). The use of device membranes has a number of 
key advantages, including mechanical flexibility of the membrane, allowing for high optical quality bonding of 
transferred devices to non-native substrates and the potential to reuse the valuable III-V substrate after processing. 
 
 
 
 
 
 
 
 
 
Fig. 1: (left) Schematic vision of the Transfer Printing (TP) method. Individual III-V membrane devices are detached from their native substrate 
using a flexible stamp in the TP tool. Computer vision alignment allows the deposition of these devices onto pre-fabricated photonics chips. (right)  
Schematic of the registration marker cross-correlation technique and measured registration mark cross-correlation with reference grid. The peak of 
the fitted curve indicates the stage displacement in one dimension required for alignment 
 
Crucially, it has been demonstrated that this technique can transfer a large number of membranes devices 
simultaneously, paving the way for scalable integration of photonic circuits. In order to integrate waveguide devices 
on separate, vertically coupled layers, the printing process must demonstrate positional accuracy in the sub-100nm 
range.  Using computer vision optical microscopy techniques, we have developed a layer to layer alignment process 
allowing the direct integration of waveguide devices. Absolute positional accuracy is measured by referencing the 
imaged marker against a predefined ideal position. The marker image is captured as a function of displacement 
between the imaging system and the translational stage on which the sample is mounted. Each image is cross-
correlated with the ideal marker image stored in memory, as illustrated in Fig.1. 
4.  Membrane devices to SOI integrated circuits 
To show the flexibility and the alignment accuracy of the technique a number of different membrane devices were 
fabricated and transferred to a host photonic chip. (i) SU8 polymer waveguides vertically coupled to a ring 
resonator (Fig.2a) (ii) Silicon membranes containing concentric rings with sidewall gratings coupled to SOI bus 
waveguides for the simultaneous emission of vertical and concentric vortex beams (Fig.2b). (iii) AlGaAs 
microdisks coupled to a silicon bus waveguide for efficient non-linear applications (Fig. 2c). In all of these 
examples, the membranes were formed by removing the underlying cladding layer and were kept suspended to the 
chip via thin mechanical supports (Fig. 2d). Suspended membranes were detached from their native substrate using 
a polymeric micro-stamp and then transferred to the host substrate using a differential adhesion method.  
 
 
 
 
 
Fig. 2: SEM and optical images of (a) Vertically coupled polymer ring resonator fabricated by printing the ring layer onto the bus waveguide 
layer; (b) Concentric microring resonators in silicon with sidewall gratings; (c) A transferred AlGaAs micro-disk next to a prefabricate Si 
waveguide; (d) A silicon membrane with mechanical supports 
 
4. Conclusions 
In this work we present a number of integrated photonic chips fabricated by hybrid device micro-assembly that 
show the versatility of the transfer printing technique. Using computer vision optical microscopy techniques, we 
demonstrated alignment accuracy as good as 100 nm, which enables the integration of highly confining optical 
waveguides with sub-micrometer cross sections.  
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